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Abstract— A Software Defined Radio (SDR) is a radio
receiver and/or transmitter, whose characteristics can to a
large extent be defined by software. Thus, an SDR can re-
ceive and/or transmit a wide variety of signals, supporting
many different standards.
In our research, we currently focus on a demonstrator
that is able to receive both Bluetooth and HiperLAN/2. This
helps us to identify problems associated with SDR, and will
provide a test-bed for possible solutions to these problems.
The two standards differ significantly in characteristics
like frequency band, signal bandwidth and modulation type.
Combining two different standards in one receiver appears
to pose new design challenges. For example, in the wide fre-
quency range that we want to receive, many strong signals
may exist. This leads to severe linearity requirements for
wideband receivers.
This paper describes some receiver architectures. One
design has been selected. This receiver has been built, and
some measurement results are included.
I. INTRODUCTION
A Software Radio is a radio receiver and/or transmitter
implemented fully in software. Because software runs on
digital hardware and radio waves are analogue by nature,
an analogue-to-digital converter is usually included. Due
to technology constraints however, this approach is infea-
sible.
In recent years, interest for Software Defined Radio
(SDR) has been increasing, as indicated for example by
[2]. In a Software Defined Radio, all relevant functions
of the radio can be defined (controlled, programmed) by
software. This does not however necessarily mean that all
functions are implemented in software, as in a Software
Radio.
Software Defined Radio can bring many advantages.
One advantage is the convenience for the user. Having
a multi-standard terminal (mobile telephone, laptop with
wireless LAN interface) enables global roaming, without
carrying an abundance of hardware.
A second advantage is a shorter development time and
cost for the manufacturer. Assuming that software can be
developed faster than hardware, a Software Defined Radio
Bluetooth[4] Hiperlan/2[3]
band 2.4 – 2.48 GHz 5.15 – 5.725 GHz
ch. bandwidth ∼ 600 kHz ∼ 16 MHz
ch. spacing 1 MHz 20 MHz
nom. bitrate 1 Mb/s 6 – 54 Mb/s
modulation GFSK QAM+OFDM
mult. access FHSS TDMA
duplex TDD TDD
TABLE I
SOME CHARACTERISTICS OF BLUETOOTH AND HIPERLAN/2
can be upgraded to a new standard, a new version of the
standard or fitted with a better filter much faster than a
conventional radio.
A last advantage of Software Defined Radio mentioned
here, is its adaptability to a dynamic environment. A Soft-
ware Defined Radio can dynamically make a trade-off be-
tween performance and energy consumption. By mini-
mizing the performance (while still maintaining a required
quality of service), battery life can be maximized.
In our project[1], we aim at SDR front-end hardware. Two
groups are involved; the IC-Design group concentrates on
the analogue part of the front-end, the Laboratory Signals
and Systems on the digital part. This paper focusses on the
analogue part.
In order to locate typical SDR-related problems, and to
have a test-bed for possible solutions to these problems,
it was decided to build a demonstrator. This demonstra-
tor shall be capable of receiving Bluetooth[4] and Hiper-
LAN/2[3] signals and of demodulating them correctly.
Some characteristics of these two standards are shown in
table I. As can be seen, these standards differ considerably,
which should help in identifying typical SDR-problems.
In the next section, three architectures are presented, and
one is selected. The selected design has been built, and
section III discusses some results. Finally, conclusions are
drawn and some ideas for further research are presented.
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A SOFTWARE RADIO FRONT-END
Fig. 2
POWER CONSUMPTIONS OF ADC’S AS A FUNCTION OF
SIGNAL BANDWIDTH AND RESOLUTION
II. ARCHITECTURE CONSIDERATIONS
This section describes some of the design challenges in
designing a Software Defined Radio. This is done by start-
ing with a very simple and flexible receiver, and gradually
changing this into an architecture that is feasible with cur-
rent technology.
The first architecture to be considered is an ideal software
radio. This is shown in figure 1. The antenna signal is
filtered, amplified by the low noise amplifier (LNA) and
converted to digital by the analogue-to-digital converter
(ADC). As the bandwidth is 4 GHz, this would require an
ADC with a sample rate of at least 8 GHz.
Furthermore, the required resolution would be very
high, as can be seen as follows. Signals of up to 0 dBm
may be present at the receiver input[3]. At the same time,
the maximum input noise to the demodulator is around
−164 dBm/Hz, or−68 dBm/4 GHz. This requires an SNR
of 68 dB, corresponding to 12 bits of resolution. This com-
bination would lead to excessive power consumption when
feasible, as can be seen in figure 2. This is not expected to
change significantly in the near future[5].
To relax the requirement on the ADC, a second architec-
ture is proposed. This is shown in figure 3. Since the ADC
is preceded by a downconverter and a low-pass filter, sam-
ple rate and resolution requirements are relaxed.
A problem still remains, however. Both the Bluetooth
and the Hiperlan/2-standard specify out-of-band signal
levels at which compliant receivers have to maintain a cer-
tain bit error rate. These levels are such that in a single-
band receiver, these signals can be attenuated by a simple
second or fourth order bandpass filter, and therefore do not
present a problem. In this receiver however, these out-of-
band signals are not attenuated. This results in extremely
high linearity requirements. It was calculated for instance,
that an IIP2 of +82 dBm and an IIP3 of +36 dBm were re-
quired. This was deemed unfeasible, based on a literature
study of stade-of-the-art integrated front-ends.
To relax linearity requirements on the LNA and mixer, a
third architecture is presented. See figure 4. Instead of
one RF filter, two are now present. These filters attenuate
strong out-of-band unwanted signals. This leads to feasi-
ble linearity requirements.
Of course, this limits the flexibility of the architecture.
But since one antenna covering the whole frequency range
would also be problematical, especially when also trans-
mitting, a switch would be required anyway. An option
would be to integrate everything on one chip, excluding
the antennas and filters. This way, development of a re-
ceiver for a new standard would still be sped up, because
only the antenna and filter would have to be designed.
The presented architecture is a low-IF receiver when
used for Bluetooth reception, and a zero-IF receiver when
used for HiperLAN/2 reception.
III. IMPLEMENTATION
The architecture presented in figure 4 has largely been
built. The antennas, RF filters and band switch have been
omitted. The rest of the receiver (LNA, power splitters,
mixers, filters) has been built. All components are on
separate boards, connected together using coaxial connec-
tors. This facilitates easy experimenting with other archi-
tectures. The following components have been used.
LNA Mini-Circuits ERA-2
power splitter Mini-Circuits ZN2PD-9G
mixers Mini-Circuits MBA-671
90° power splitter Mini-Circuits ZN2PD-9G
+ adjustable delay line
low pass filters discrete 7th order Butterworth,
10 MHz cut-off frequency
For the time being, a signal generator is used as a local
166
D
A
D
A
LNA LO2G - 6G
0 - 10M
90°0°
Fig. 3
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A SOFTWARE DEFINED RADIO FRONT-END WITH SWITCHABLE RF FILTERS. THE TWO SWITCHES, THE LO FREQUENCY
AND THE GAIN OF THE IF AMPLIFIERS ARE SOFTWARE DEFINED.
oscillator, and a digital oscilloscope as ADC.
A photograph of part of the setup can be seen in figure
5. On the left, the LNA can be seen, mounted on a Rogers
substrate (white). It is connected to a power splitter. This
is followed by the two mixers, again mounted on Rogers
substrates. Another power splitter provides the LO signal
to the two mixers. One can clearly see the different length
of the connecting cables, resulting in a phase shift of 90°
(modulo 180) between the two channels. The mixers are
both followed by a low-pass filter, which can just be seen
on the top and top right of the photograph.
The receiver has been tested. This was done by apply-
ing test signals to the input of the front-end, and using the
output data of the ADC’s in Matlab. In Matlab, one can
compute the average noise power in various parts of the
spectrum to determine the noise floor of the receiver. This
is used to calculate the noise figure. The SSB noise figure
at 2.4 GHz is 5.4 dB, at 5.5 GHz 14.5 dB. This includes the
entire receiver, from LNA up to and including the ADC’s.
Some other tests have been performed as well. Blue-
tooth and Hiperlan/2 signals were presented to the receiver,
and the output signals can be seen in figure 6. These sig-
nals were also demodulated on a general purpose com-
puter. More information on these demodulation tests can
be found in [6] and [7].
IV. CONCLUSIONS AND FURTHER RESEARCH
A Software Defined Radio Front-End test-bed has been
designed. It works both as a Bluetooth and a HiperLAN/2
receiver. An important bottleneck for wideband receivers
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Fig. 6
MEASURED OUTPUT SPECTRA OF THE RECEIVER.
appears to be the linearity requirements, caused by strong
out-of-band signals. This can be solved by using switch-
able filters.
As switchable filters impair flexibility of the receiver, an
important subject of further research will be the front-end
linearity of wideband receivers.
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